INTRODUCTION
In the modern radio communications it is necessary to transmit as much data as possible for the given bandwidth. The best signal modulations are those that perform simultaneous phase and amplitude modulation, and therefore the linearity of the power amplifiers that are used in these systems is essential. Due to this demand, linear power amplifiers, such as class A or class B, are employed, but, unfortunately, they suffer from extremely poor efficiency when the transmitted signal has low values. For example, ideal class A and class B amplifiers have average efficiency of only 5% and 28%, respectively, when signals with Rayleigh's envelope distribution are transmitted [1] . One of the techniques that are used to enhance the efficiency of the power amplifiers is the Kahn's technique. The Kahn's envelope estimation and restoration (EER) technique proposes use of dc-dc converter (envelope amplifier) that should modulate the voltage supply of a highly efficient but nonlinear power amplifier (class E or class D) [2] , Figure 1 . This idea is based on the fact that any narrow band signal can be presented as simultaneous amplitude (envelope) and phase modulation: cos 2 sin 2 cos 2 (1)
where f is the carrier frequency, Q(t) and I(t) are modulated signals.
In the state of the art, several solutions for the envelope amplifier can be found, such as a simple buck converter (class S modulator) in [3] [4] [5] , multiphase buck converter in [6] , threelevel converter in [7] or linear assisted switching amplifier [8, 9] . These solutions do not exceed the bandwidth of few hundred kHz and the output power is from the range of mW up to several tens of watts. Their use for applications that require bandwidth in the MHz range is limited, for example, a buck converter with 1MHz bandwidth should have switching frequency of, at least, 5MHz.
The envelope amplifier should have high linearity, fast dynamic response, high efficiency and small interference with the spectrum of the output signal. Regarding all these restrictions, a solution that is based on a multilevel converter in series with a high slew rate linear regulator is presented in [10] , Figure 2 . The multilevel converter in this paper is implemented by voltage dividers based on switching capacities. Converters that employ switching capacities offer high efficiency and do not need any bulky magnetic component, thus their size is significantly smaller comparing them with classical converters and gives a possibility for integration [11] . The implemented envelope amplifier can reproduce a sine wave or any other reference of 2 MHz, and give the maximum power of 50 W. Commercial (or academic) solutions to obtain this bandwidth for the envelope amplifier are based on a linear regulator. Unfortunately, this means low efficiency for the envelope amplifier, especially when the output signal has low voltage levels. 
II. PROPOSED SOLUTION
The multilevel converter has to supply the linear regulator and it has to provide discrete voltage levels that are as close as possible to the output voltage of the envelope amplifier. If this is fulfilled, the power losses on the linear regulator will be minimal, because they are directly proportional to the difference of its input and output voltage. However, in order to guarantee correct work of the linear regulator, the output voltage of the multilevel converter always has to be higher than the output voltage of the linear regulator. Time diagrams of the multilevel converter and linear regulator voltage are shown in Figure 3 .
The linear regulator can be designed to have very high bandwidth, and it should filter all the noise that could come from the multilevel converter. Therefore, the multilevel converter does not need any filter at its output and the design of the complicated filter as in the case of switched converters is avoided.
The multilevel converter presented in [10] is based on independent voltage cells that are put in series and turned on and off depending on the level of the sent reference. The multilevel solution in this paper is proposed in [10] and it is based on the independent voltage sources that supply the linear regulator through an analog multiplexer. The selection of the active voltage source will depend on the level of the envelope reference. A simplified schematic of the multilevel converter is presented in Figure 4 .
The efficiency of the linear regulator depends on the number of the voltage levels that are applied and their distribution. In [10] it is shown that optimizing voltage levels leads to significant increase of efficiency comparing it with the solution with equidistant voltage levels. Due to the tradeoff between the complexity of the layout, PCB parasitic and possible system efficiency, three voltage levels are selected as an efficient and feasible solution. The optimal distribution for three voltage levels when a signal with high PAPR is transmitted is approximately: V MAX , ¾ V MAX , ½ V MAX , where V MAX is the maximum level of the output signal's envelope. Due to convenient voltage distribution, these three voltage levels can be produced by two voltage dividers that are based on switching capacities. The input terminals of the first voltage divider should be connected to V MAX and ground and the voltage at its output would be ½ V MAX . The input terminals of the second voltage divider should be connected to V MAX and ½ V MAX . Its output voltage would be ¼ V MAX referring it to the output of the first voltage divider, i.e. ¾ V MAX referring it to the ground of the system. Both voltage dividers are implemented in the same way, using the same topology presented in [11] and shown in Figure 5 . Solutions based on switching capac efficiency at very wide load profiles an frequencies. Additionally, this topology d inductive element and, therefore, are integration. This is significant improve proposed solution with the multilevel solution was necessary to implement a flyback con outputs, and where the used transformer w low-efficient component. The possible p solution are increased switching noise due to and complex designs that are used for closed the proposed solutions the voltage dividers have precise control of its output voltages, b regulator that is put in series will perform th therefore, the voltage dividers can work in the linear regulator should filter all the swi comes from the voltage dividers.
The only part of the system that use frequency is the analog multiplexer. If the se MHz sine wave, the MOSFET's switching the multiplexer will be 2 MHz as well. Th said that even in the cases when the ref frequency signal, the maximum switching system is relatively low.
III. DESIGNED SYSTEM
In order to prove the concept a protot amplifier has been made. The specification amplifier prototype are as follows:
• The input voltage is 24 V
• The output voltage can be chan 24 V
• The maximum power of the prot
• The maximum frequency of the is 2 MHz
As it is aforementioned, the voltage divi open loop, and, in order to guarantee stable outputs, at each output there are two ceram parallel (each one of 22uF). The power loss divider can be divider in two parts. The fir the power losses due to parasitic capacitance and source of the used MOSFETs, while the losses is due to finite resistance of the u voltage difference between the flying capa capacitors. The gate losses are directly pr switching frequency of the voltage divid conclude how the power losses due to the se depend on the switching frequency, it is nec the analysis presented in [12] . It can be s losses can be modeled with output resistan divider that is equal to:
where C F is the value of the "flying" capaci switching frequency of the converter. Th power losses it is necessary to apply low sw cities offer high nd low switching does not use any convenient for ement comparing n in [10] 
itor and f SW is the herefore, for low witching frequency and use flying capacitor as big as po are five 22uF ceramic capacitors in frequency for both dividers is 50 dividers have been implemented, th 18 V outputs has been measur measurement is shown in Figure 6 efficiency of both voltage dividers is wide range of output power.
As it is explained in [11] , the driver govern the employed MOSFETS ar that is equal to the half of the voltag The input terminals of one driver ar ground and the output terminal of t the input terminals of the second driv the input and output voltage. Having voltage divider the used driver has V MAX as its supply voltage and in maximum voltage supply is ¼ V M divider the used drivers are IR2 LM27222. The MOSFETs are th dividers and they are Si4864. Th implemented using MOSFETs and d
The diodes are necessary in order between the voltage sources due t MOSFETs. As it can be seen, the M multiplexer it have "floating" source additional power sources and isol control them, Figure 8 . The isolation drivers are EL7156. The linear regulator that is used as the last stage of the envelope amplifier should have high bandwidth and the components are selected in order to accomplish this request. The MOSFET that is used as a pass element for the linear regulator (BLF 177) is from HF/VHF power MOS family of transistors. The operational amplifier is LM6172 and it is selected because of its high bandwidth. The systems schematic is shown in Figure 9 .
The triggering logic is implemented in a FPGA that is used as a source of the digital signal reference. The digitalized signal reference is sent to a D/A converter and from there to the linear regulator. The same reference signal is sent to the triggering logic and to the linear regulator, but it is of the most importance that the reference that the linear regulator receives is synchronized with the output voltage of the multilevel converter. Only when these two voltages are synchronized, the system's output voltage will be always lower than the output voltage of the multilevel converter. Therefore, a digital delay filter is implemented in the FPGA as well, in order to compensate the delays in the system and synchronize the multilevel output voltage with linear regulator's reference. The load of the system is a 10 Ω resistance. Figure 10 shows a photograph of the implemented envelope amplifier.
IV. EXPERIMENTAL RESULTS
In order to characterize the envelope amplifier, it has been tested with different sine waves. In table 1, the efficiency of the implemented envelope amplifier is shown depending on the frequency of the reproduced sine wave and its dc offset and amplitude. In the same table, the measured efficiency is compared with the efficiency of the ideal linear regulator and with the efficiency of the envelope amplifier that is implemented with independent voltage cells [10] . As it can be seen, the efficiency of the hybrid solution has up to 20% better efficiency than an ideal linear amplifier when a transmitted signal has low average values, and that is mostly the case when the EER technique is applied. It is important to note that the envelope amplifier based on the switching capacities has better efficiency than the envelope amplifier based on independent voltage cells [10] . Figures 11 and 12 show the multilevel and system's output voltage in the case when a reference is a sine wave of 500 kHz and 2 MHz respectively. Figure 9 . Simplified schematic of the implemented envelope amplifier Figure 10 . Photograph of the implemented envelope amplifier
The linearity and the bandwidth of the envelope amplifier are crucial in order to obtain high linearity of the power amplifier based on EER technique, therefore, these measurements have been performed as well. The linearity measurements are conducted by two tone tests, where two sine waves of the same amplitude are used as a reference signal and at the output of the envelope amplifier the ratio between the reproduced amplitudes and the intermodulation harmonics that are produced by the envelope amplifier is observed. Figure 13 shows spectral content at the output of the implemented envelope amplifier in the case when a two tone signal composed of 1 MHz and 1.05 MHz is used. It can be observed that the attenuation of the intremodulation components is higher than 50dB, what means high linearity of the envelope amplifier.
In [1] it has been explained that the bandwidth of the envelope amplifier has to be, at least, two times higher than the bandwidth of the RF signal. The reproduced envelope should not have any attenuation up to 2 MHz and it has been shown that the proposed envelope amplifier can reproduce 2 MHz sine wave of maximum amplitude. However, this does not mean that the implemented envelope amplifier cannot reproduce higher harmonics. The higher harmonics that are very important for high linearity of Kahn's transmitter usually are of much smaller amplitudes than the maximum amplitude that can be reproduced by the envelope amplifier. Based on the analysis presented in [1] , a test with rectified sine wave has been conducted. If the reference signal is a rectified sine wave of frequency f, its spectrum is infinite and consists of tones that are placed on frequencies 2f, 4f, 6f…A rectified 500 kHz sine wave of maximum amplitude has been used as the reference and the response of the envelope amplifier has been measured, Figure 14 . The spectrum of the output signal is compared with the spectrum of the reference signal, Figure 15 . It can be seen that the proposed envelope amplifier admits even the harmonic higher than 2 MHz. In this paper a solution for envelope amplifier in EER technique is presented. The solution consists of a multilevel converter in series with a linear regulator. The proposed multilevel converter is implemented by voltage dividers based on switching capacities. The designed envelope amplifier can provide up to 50 W of instantaneous power and reproduce a sine wave up to 2 MHz. The switching frequency of voltage dividers is low (50 kHz) comparing it to the bandwidth of the envelope amplifier. Therefore the proposed solution uses lower switching frequency than a conventional dc-dc converter for the same given bandwidth.
The multilevel voltage levels are selected in order to maximize the efficiency of the linear regulator for the signals with high PAPR. The efficiency of the envelope amplifier has been measured for different sine waves and its efficiency is up to 20% higher than in the case of an ideal linear regulator when sine waves have low average value (what is usually the case in the RF systems). The linearity of the prototype is measured as well and the attenuation of the intermodulation harmonics is higher than 50dB.The implemented prototype does not have any magnetic component and it can be integrated.
